A Stable 2-Port SRAM Cell Design Against Simultaneously Read/Write-Disturbed Accesses

Toshikazu Suzuki, Hiroyuki Yamauchi, Yoshinobu Yamagami, Katsuji Satomi, Hironori Akamatsu. A Stable 2-Port SRAM Cell Design Against Simultaneously Read/Write-Disturbed Accesses. J. Solid-State Circuits, 43(9):2109-2119, 2008. [doi]

Authors

Toshikazu Suzuki

This author has not been identified. Look up 'Toshikazu Suzuki' in Google

Hiroyuki Yamauchi

This author has not been identified. Look up 'Hiroyuki Yamauchi' in Google

Yoshinobu Yamagami

This author has not been identified. Look up 'Yoshinobu Yamagami' in Google

Katsuji Satomi

This author has not been identified. Look up 'Katsuji Satomi' in Google

Hironori Akamatsu

This author has not been identified. Look up 'Hironori Akamatsu' in Google