Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Cliff C. N. Sze, Ting-Chi Wang, Li-C. Wang. Multilevel circuit clustering for delay minimization. IEEE Trans. on CAD of Integrated Circuits and Systems, 23(7):1073-1085, 2004. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Multi-Level Circuit Clustering for Delay MinimizationCliff C. N. Sze, Ting-Chi Wang. iwls 2002: 227-232 Optimal circuit clustering for delay minimization under a more general delay modelCliff C. N. Sze, Ting-Chi Wang. tcad, 22(5):646-651, 2003. [doi] Weighted random robust path delay testing of synthesized multilevel circuitsWeili Wang, Sandeep K. Gupta. vts 1994: 291-297 [doi]
The following publications are possibly variants of this publication: