An 88-fJ/40-MHz [0.4 V]-0.61-pJ/1-GHz [0.9 V] Dual-Mode Logic 8 × 8 bit Multiplier Accumulator With a Self-Adjustment Mechanism in 28-nm FD-SOI - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ramiro Taco, Itamar Levi, Marco Lanuzza, Alexander Fish. An 88-fJ/40-MHz [0.4 V]-0.61-pJ/1-GHz [0.9 V] Dual-Mode Logic 8 × 8 bit Multiplier Accumulator With a Self-Adjustment Mechanism in 28-nm FD-SOI. J. Solid-State Circuits, 54(2):560-568, 2019. [doi]

This author has not been identified. Look up 'Ramiro Taco' in GoogleThis author has not been identified. Look up 'Itamar Levi' in GoogleThis author has not been identified. Look up 'Marco Lanuzza' in GoogleThis author has not been identified. Look up 'Alexander Fish' in Google

runs on WebDSL