A Delay Model of Multiple-Valued Logic Circuits Consisting of Min, Max, and Literal Operations

Noboru Takagi. A Delay Model of Multiple-Valued Logic Circuits Consisting of Min, Max, and Literal Operations. IEICE Transactions, 93-D(8):2040-2047, 2010. [doi]

Abstract

Abstract is missing.