A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor

Masafumi Takahashi, Hiroyuki Takano, Emi Kaneko, Seigo Suzuki. A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor. In HPCA. pages 314-322, 1996. [doi]

Authors

Masafumi Takahashi

This author has not been identified. Look up 'Masafumi Takahashi' in Google

Hiroyuki Takano

This author has not been identified. Look up 'Hiroyuki Takano' in Google

Emi Kaneko

This author has not been identified. Look up 'Emi Kaneko' in Google

Seigo Suzuki

This author has not been identified. Look up 'Seigo Suzuki' in Google