Mrunmay Talegaonkar, Tejasvi Anand, Ahmed Elkholy, Amr Elshazly, Romesh Kumar Nandwana, Saurabh Saxena, Brian Young, Woo-seok Choi, Pavan Kumar Hanumolu. A 5GHz Digital Fractional-N PLL Using a 1-bit Delta-Sigma Frequency-to-Digital Converter in 65 nm CMOS. J. Solid-State Circuits, 52(9):2306-2320, 2017. [doi]
No references recorded for this publication.
No citations of this publication recorded.