Priyankar Talukdar. On logic depth per pipelining stage with power aware flop, wave and hybrid pipelining with gate size and area constraints. In 19th International Symposium on VLSI Design and Test, VDAT 2015, Ahmedabad, India, June 26-29, 2015. pages 1-6, IEEE, 2015. [doi]
Abstract is missing.