The following publications are possibly variants of this publication:
- Soft-error reliability and power co-optimization for GPGPUS register file using resistive memoryJingweijia Tan, Zhi Li 0016, Xin Fu. date 2015: 369-374 [doi]
- An Energy-Efficient GPGPU Register File Architecture Using Racetrack MemoryMengjie Mao, Wujie Wen, Yaojun Zhang, Yiran Chen, Hai Li. TC, 66(9):1478-1490, 2017. [doi]
- Hybrid CMOS-TFET based register files for energy-efficient GPGPUsZhi Li 0016, Jingweijia Tan, Xin Fu. isqed 2013: 112-119 [doi]
- LAD-ECC: Energy-Efficient ECC Mechanism for GPGPUs Register FileXiaohui Wei, Hengshan Yue, Jingweijia Tan. date 2020: 1127-1132 [doi]