25-Gb/s clock and data recovery IC using latch-load combined with CML buffer circuit for delay generation with 65-nm CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tomonori Tanaka, Kosuke Furuichi, Hiromu Uemura, Ryosuke Noguchi, Natsuyuki Koda, Koki Arauchi, Daichi Omoto, Hiromi Inaba, Keiji Kishine, Shinsuke Nakano, Masafumi Nogawa, Hideyuki Nosaka. 25-Gb/s clock and data recovery IC using latch-load combined with CML buffer circuit for delay generation with 65-nm CMOS. In IEEE International Symposium on Circuits and Systems, ISCAS 2017, Baltimore, MD, USA, May 28-31, 2017. pages 1-4, IEEE, 2017. [doi]

This author has not been identified. Look up 'Tomonori Tanaka' in GoogleThis author has not been identified. Look up 'Kosuke Furuichi' in GoogleThis author has not been identified. Look up 'Hiromu Uemura' in GoogleThis author has not been identified. Look up 'Ryosuke Noguchi' in GoogleThis author has not been identified. Look up 'Natsuyuki Koda' in GoogleThis author has not been identified. Look up 'Koki Arauchi' in GoogleThis author has not been identified. Look up 'Daichi Omoto' in GoogleThis author has not been identified. Look up 'Hiromi Inaba' in GoogleThis author has not been identified. Look up 'Keiji Kishine' in GoogleThis author has not been identified. Look up 'Shinsuke Nakano' in GoogleThis author has not been identified. Look up 'Masafumi Nogawa' in GoogleThis author has not been identified. Look up 'Hideyuki Nosaka' in Google

runs on WebDSL