A 2.5 Gbit/s CMOS PLL for data/clock recovery without frequency divider

Yonghui Tang, Randall L. Geiger. A 2.5 Gbit/s CMOS PLL for data/clock recovery without frequency divider. In International Symposium on Circuits and Systems (ISCAS 2001), 6-9 May 2001, Sydney, Australia. pages 256-259, IEEE, 2001. [doi]

Authors

Yonghui Tang

This author has not been identified. Look up 'Yonghui Tang' in Google

Randall L. Geiger

This author has not been identified. Look up 'Randall L. Geiger' in Google