FeFET-Based Logic-in-Memory Supporting SA-Free Write-Back and Fully Dynamic Access With Reduced Bitline Charging Activity and Recycled Bitline Charge - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Wenjun Tang, Mingyen Lee, Juejian Wu, Yixin Xu, Yao Yu, Yongpan Liu, Kai Ni 0004, Yu Wang 0002, Huazhong Yang, Vijaykrishnan Narayanan, Xueqing Li. FeFET-Based Logic-in-Memory Supporting SA-Free Write-Back and Fully Dynamic Access With Reduced Bitline Charging Activity and Recycled Bitline Charge. IEEE Trans. Circuits Syst. I Regul. Pap., 70(6):2398-2411, 2023. [doi]

This author has not been identified. Look up 'Wenjun Tang' in GoogleThis author has not been identified. Look up 'Mingyen Lee' in GoogleThis author has not been identified. Look up 'Juejian Wu' in GoogleThis author has not been identified. Look up 'Yixin Xu' in GoogleThis author has not been identified. Look up 'Yao Yu' in GoogleThis author has not been identified. Look up 'Yongpan Liu' in GoogleThis author has not been identified. Look up 'Kai Ni 0004' in GoogleThis author has not been identified. Look up 'Yu Wang 0002' in GoogleThis author has not been identified. Look up 'Huazhong Yang' in GoogleThis author has not been identified. Look up 'Vijaykrishnan Narayanan' in GoogleThis author has not been identified. Look up 'Xueqing Li' in Google

runs on WebDSL