A efficient placement and global routing algorithm for hierarchical FPGAs

Jing-Jou Tang, Ping-Tsung Wang. A efficient placement and global routing algorithm for hierarchical FPGAs. In IEEE International Symposium on Circuits and Systems, ISCAS 2000, Emerging Technologies for the 21st Century, Geneva, Switzerland, 28-31 May 2000, Proceedings. pages 729-732, IEEE, 2000. [doi]

Authors

Jing-Jou Tang

This author has not been identified. Look up 'Jing-Jou Tang' in Google

Ping-Tsung Wang

This author has not been identified. Look up 'Ping-Tsung Wang' in Google