Design consideration for reconfigurable processor DS-HIE - Trade-off between performance and chip area

Kazuya Tanigawa, Tetsuo Hironaka. Design consideration for reconfigurable processor DS-HIE - Trade-off between performance and chip area. In International SoC Design Conference, ISOCC 2011, Jeju, South Korea, November 17-18, 2011. pages 187-190, IEEE, 2011. [doi]

Authors

Kazuya Tanigawa

This author has not been identified. Look up 'Kazuya Tanigawa' in Google

Tetsuo Hironaka

This author has not been identified. Look up 'Tetsuo Hironaka' in Google