[20] A. R. Hurson, C. R. Petrie, and J. B. Cheng, “A VLSI join module,” in Proc. of the 21st Hawaii Int’l Conference on System Sciences, Kailua-Kona, HI, USA, 1988, pp. 41–49.
[9] An Overview of Multiple CAM Designs in Virtex Family Devices. Application Note 201, Xilinx Inc., Sep. 1999.
[15] J. Davis, C. Thacker, and C. Chang, “BEE3: Revitalizing computer architecture research,” Microsoft Research, Tech. Rep. MSR-TR-2009-45, 2009.
[3] Netezza Corp., http://www.netezza.com/.
[16] O. Mencer, K. H. Tsoi, S. Craimer, T. Todman, W. Luk, M. Y. Wong, and P. H. W. Leong, “CUBE: A 512-FPGA cluster,” in Proc. of the Southern Programmable Logic Conference (SPL), São Carlos, Brazil, 2009.