Efficient Hardware Implementation of Cube Architecture using Yavadunam Sutra on FPGA

Mansi Thakare, Palak Yash, Debaleena Chakraborty, Babita Jajodia. Efficient Hardware Implementation of Cube Architecture using Yavadunam Sutra on FPGA. In 64th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2021, Lansing, MI, USA, August 9-11, 2021. pages 373-376, IEEE, 2021. [doi]

Abstract

Abstract is missing.