Design of Testable Reversible Sequential Circuits

Himanshu Thapliyal, Nagarajan Ranganathan, Saurabh Kotiyal. Design of Testable Reversible Sequential Circuits. IEEE Trans. VLSI Syst., 21(7):1201-1209, 2013. [doi]

Abstract

Abstract is missing.