Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling

Daniel Thiele, Philip Axer, Rolf Ernst. Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling. In Proceedings of the 52nd Annual Design Automation Conference, San Francisco, CA, USA, June 7-11, 2015. pages 41, ACM, 2015. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.