Power Reduction of Asynchronous Logic Circuits Using Activity Detection

Yvain Thonnart, Edith Beigné, Alexandre Valentian, Pascal Vivet. Power Reduction of Asynchronous Logic Circuits Using Activity Detection. IEEE Trans. VLSI Syst., 17(7):893-906, 2009. [doi]

Abstract

Abstract is missing.