Evaluation of Latch-Based PUFs Implemented on 40 nm ASICs

Naoya Torii, Dai Yamamoto, Tsutomu Matsumoto. Evaluation of Latch-Based PUFs Implemented on 40 nm ASICs. In Fourth International Symposium on Computing and Networking, CANDAR 2016, Hiroshima, Japan, November 22-25, 2016. pages 642-648, IEEE, 2016. [doi]

Abstract

Abstract is missing.