Design and FPGA-Implementation of a High Performance Timing Recovery Loop for Broadband Communications

V. Torres, A. Perez-Pascual, T. Sansaloni, Javier Valls. Design and FPGA-Implementation of a High Performance Timing Recovery Loop for Broadband Communications. VLSI Signal Processing, 56(1):17-23, 2009. [doi]

Abstract

Abstract is missing.