A practical clock tree synthesis for semi-synchronous circuits

Masahiko Toyonaga, Keiichi Kurokawa, Takuya Yasui, Atsushi Takahashi. A practical clock tree synthesis for semi-synchronous circuits. In ISPD. pages 159-164, 2000. [doi]

Abstract

Abstract is missing.