An FPGA Hardware Parallel Implementation of the DES Algorithm

I. N. Tselepis, M. P. Bekakos. An FPGA Hardware Parallel Implementation of the DES Algorithm. Neural Parallel & Scientific Comp., 12:455-464, 2004.

Authors

I. N. Tselepis

This author has not been identified. Look up 'I. N. Tselepis' in Google

M. P. Bekakos

This author has not been identified. Look up 'M. P. Bekakos' in Google