An FPGA Hardware Parallel Implementation of the DES Algorithm

I. N. Tselepis, M. P. Bekakos. An FPGA Hardware Parallel Implementation of the DES Algorithm. Neural Parallel & Scientific Comp., 12:455-464, 2004.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.