A design methodology for low EMI-noise microprocessor with accurate estimation-reduction-verification

Hiroyulu Tsujikawa, Kenji Shimazaki, Shozo Hirano, Motohiro Ohki, Talcashi Yoneda, Hiroshi Benno. A design methodology for low EMI-noise microprocessor with accurate estimation-reduction-verification. In Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, CICC 2002, Orlando, FL, USA, May 12-15, 2002. pages 299-302, IEEE, 2002. [doi]

Authors

Hiroyulu Tsujikawa

This author has not been identified. Look up 'Hiroyulu Tsujikawa' in Google

Kenji Shimazaki

This author has not been identified. Look up 'Kenji Shimazaki' in Google

Shozo Hirano

This author has not been identified. Look up 'Shozo Hirano' in Google

Motohiro Ohki

This author has not been identified. Look up 'Motohiro Ohki' in Google

Talcashi Yoneda

This author has not been identified. Look up 'Talcashi Yoneda' in Google

Hiroshi Benno

This author has not been identified. Look up 'Hiroshi Benno' in Google