Jaynarayan Tudu. JSCAN: A joint-scan DFT architecture to minimize test time, pattern volume, and power. In 20th International Symposium on VLSI Design and Test, VDAT 2016, Guwahati, India, May 24-27, 2016. pages 1-6, IEEE, 2016. [doi]
Abstract is missing.