Highly efficient, limited range multipliers for LUT-based FPGA architectures

R. H. Turner, R. F. Woods. Highly efficient, limited range multipliers for LUT-based FPGA architectures. IEEE Trans. VLSI Syst., 12(10):1113-1118, 2004. [doi]

Abstract

Abstract is missing.