Efficient RLC Macromodels for Digital IC Interconnect

Bogdan Tutuianu, Daksh Lehther, Madhulima Pandey, Ross Baldick. Efficient RLC Macromodels for Digital IC Interconnect. In L. Miguel Silveira, Srinivas Devadas, Ricardo Augusto da Luz Reis, editors, VLSI: Systems on a Chip, IFIP TC10/WG10.5 Tenth International Conference on Very Large Scale Integration (VLSI 99), December 1-4, 1999, Lisbon, Portugal. Volume 162 of IFIP Conference Proceedings, pages 293-304, Kluwer, 1999.

Authors

Bogdan Tutuianu

This author has not been identified. Look up 'Bogdan Tutuianu' in Google

Daksh Lehther

This author has not been identified. Look up 'Daksh Lehther' in Google

Madhulima Pandey

This author has not been identified. Look up 'Madhulima Pandey' in Google

Ross Baldick

This author has not been identified. Look up 'Ross Baldick' in Google