Self Clock-Gating Scheme for Low Power Basic Logic Element Architecture - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

R. Udaiyakumar, Senoj Joseph, T. V. P. Sundararajan, D. Vigneswaran, R. Maheswar, Iraj S. Amiri. Self Clock-Gating Scheme for Low Power Basic Logic Element Architecture. Wireless Personal Communications, 102(4):3477-3488, 2018. [doi]

This author has not been identified. Look up 'R. Udaiyakumar' in GoogleThis author has not been identified. Look up 'Senoj Joseph' in GoogleThis author has not been identified. Look up 'T. V. P. Sundararajan' in GoogleThis author has not been identified. Look up 'D. Vigneswaran' in GoogleThis author has not been identified. Look up 'R. Maheswar' in GoogleThis author has not been identified. Look up 'Iraj S. Amiri' in Google

runs on WebDSL