A Parallel Processing Approach for Logic Module Placement

Kazuhiro Ueda, Tsutomu Komatsubara, Tsutomu Hosaka. A Parallel Processing Approach for Logic Module Placement. IEEE Trans. on CAD of Integrated Circuits and Systems, 2(1):39-47, 1983. [doi]

Abstract

Abstract is missing.