Low-power wiring method in CMOS logics circuits by segmentation coding and pseudo majority voting

Katsuhiko Ueda, Zuiko Rikuhashi, Kentaro Hayashi, Hiroomi Hikawa. Low-power wiring method in CMOS logics circuits by segmentation coding and pseudo majority voting. In IEEE International Symposium on Circuits and Systemss, ISCAS 2014, Melbourne, Victoria, Australia, June 1-5, 2014. pages 590-593, IEEE, 2014. [doi]

Abstract

Abstract is missing.