Design of a Small-Offset 12-Bit CMOS DAC Using Weighted Mean Sample-and-Hold Circuit

Masayuki Uno, Shoji Kawahito. Design of a Small-Offset 12-Bit CMOS DAC Using Weighted Mean Sample-and-Hold Circuit. IEICE Transactions, 89-C(6):702-709, 2006. [doi]

Publication has no abstract