Efficient FPGA-implementation of two's complement digit-serial/parallel multipliers

Javier Valls, Eduardo I. Boemo. Efficient FPGA-implementation of two's complement digit-serial/parallel multipliers. IEEE Trans. Circuits Syst. II Express Briefs, 50(6):317-322, 2003. [doi]

Abstract

Abstract is missing.