Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Javier Valls, Eduardo I. Boemo. Efficient FPGA-implementation of two's complement digit-serial/parallel multipliers. IEEE Trans. Circuits Syst. II Express Briefs, 50(6):317-322, 2003. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Fast FPGA-based pipelined digit-serial/parallel multipliersJavier Valls, T. Sansaloni, M. M. Peiro, Eduardo I. Boemo. iscas 1999: 482-485 [doi]
The following publications are possibly variants of this publication: