Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Lan-Da Van, Chin-Teng Lin, Yuan-Chu Yu. VLSI Architecture for the Low-Computation Cycle and Power-Efficient Recursive DFT/IDFT Design. IEICE Transactions, 90-A(8):1644-1652, 2007. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: High-speed area-efficient recursive DFT/IDFT architecturesLan-Da Van, Chih-Chyau Yang. iscas 2004: 357-360 [doi] Low Computational Complexity, Low Power, and Low Area Design for the Implementation of Recursive DFT and IDFT AlgorithmsShin-Chi Lai, Sheau-Fang Lei, Chia-Lin Chang, Chen-Chieh Lin, Ching-Hsing Luo. tcas, 56-II(12):921-925, 2009. [doi]
The following publications are possibly variants of this publication: