Sudip Chakrabarti, Abhijit Chatterjee. Diagnostic Test Pattern Generation for Analog Circuits Using Hierarchical Models. In 12th International Conference on VLSI Design (VLSI Design 1999), 10-13 January 1999, Goa, India. pages 518-523, IEEE Computer Society, 1999. [doi]
Abstract is missing.