Zdenek Vasícek, Lukás Sekanina. Formal verification of candidate solutions for post-synthesis evolutionary optimization in evolvable hardware. Genetic Programming and Evolvable Machines, 12(3):305-327, 2011. [doi]
No references recorded for this publication.
No citations of this publication recorded.