Reversible-logic design with online testability

Dilip P. Vasudevan, Parag K. Lala, Jia Di, James Patrick Parkerson. Reversible-logic design with online testability. IEEE T. Instrumentation and Measurement, 55(2):406-414, 2006. [doi]

Authors

Dilip P. Vasudevan

This author has not been identified. Look up 'Dilip P. Vasudevan' in Google

Parag K. Lala

This author has not been identified. Look up 'Parag K. Lala' in Google

Jia Di

This author has not been identified. Look up 'Jia Di' in Google

James Patrick Parkerson

This author has not been identified. Look up 'James Patrick Parkerson' in Google