Shobha Vasudevan, Vinod Viswanath, Jacob A. Abraham, Jiajin Tu. Sequential equivalence checking between system level and RTL descriptions. Design Autom. for Emb. Sys., 12(4):377-396, 2008. [doi]
No references recorded for this publication.
No citations of this publication recorded.