Sequential equivalence checking between system level and RTL descriptions

Shobha Vasudevan, Vinod Viswanath, Jacob A. Abraham, Jiajin Tu. Sequential equivalence checking between system level and RTL descriptions. Design Autom. for Emb. Sys., 12(4):377-396, 2008. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: