Decimal Adders/Subtractors in FPGA: Efficient 6-input LUT Implementations

M. Vazquez, Gustavo Sutter, Gery Bioul, Jean-Pierre Deschamps. Decimal Adders/Subtractors in FPGA: Efficient 6-input LUT Implementations. In Viktor K. Prasanna, Lionel Torres, René Cumplido, editors, ReConFig 09: 2009 International Conference on Reconfigurable Computing and FPGAs, Cancun, Quintana Roo, Mexico, 9-11 December 2009, Proceedings. pages 42-47, IEEE Computer Society, 2009. [doi]

Authors

M. Vazquez

This author has not been identified. Look up 'M. Vazquez' in Google

Gustavo Sutter

This author has not been identified. Look up 'Gustavo Sutter' in Google

Gery Bioul

This author has not been identified. Look up 'Gery Bioul' in Google

Jean-Pierre Deschamps

This author has not been identified. Look up 'Jean-Pierre Deschamps' in Google