Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Miroslav N. Velev, Randal E. Bryant. Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors. In Proceedings of the 38th Design Automation Conference, DAC 2001, Las Vegas, NV, USA, June 18-22, 2001. pages 226-231, ACM, 2001. [doi]

This author has not been identified. Look up 'Miroslav N. Velev' in GoogleThis author has not been identified. Look up 'Randal E. Bryant' in Google

runs on WebDSL