Miroslav N. Velev, Randal E. Bryant. Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors. In Proceedings of the 38th Design Automation Conference, DAC 2001, Las Vegas, NV, USA, June 18-22, 2001. pages 226-231, ACM, 2001. [doi]
No references recorded for this publication.
No citations of this publication recorded.