Incremental Design Debugging in a Logic Synthesis Environment

Andreas G. Veneris, Jiang Brandon Liu. Incremental Design Debugging in a Logic Synthesis Environment. J. Electronic Testing, 21(5):485-494, 2005. [doi]

Authors

Andreas G. Veneris

This author has not been identified. Look up 'Andreas G. Veneris' in Google

Jiang Brandon Liu

This author has not been identified. Look up 'Jiang Brandon Liu' in Google