Natesan Venkateswaran, Dinesh Bhatia. Clock-Skew Constrained Cell Placement. In 9th International Conference on VLSI Design (VLSI Design 1996), 3-6 January 1996, Bangalore, India. pages 146-149, IEEE Computer Society, 1996. [doi]
Abstract is missing.