PLL-SAR: A New High-Speed Analog to Digital Converter Architecture

Vladimir VeselĂ˝, Calvin Yoji Lee, Tejasvi Anand, Un-Ku Moon. PLL-SAR: A New High-Speed Analog to Digital Converter Architecture. In 66th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2023, Tempe, AZ, USA, August 6-9, 2023. pages 84-88, IEEE, 2023. [doi]

Abstract

Abstract is missing.