On the need for a new ESD verification methodology to improve the reliability of ICs in advanced 28nm UTBB FD-SOI technology

B. Viale, M. Fer, L. Courau, Philippe Galy, Bruno Allard. On the need for a new ESD verification methodology to improve the reliability of ICs in advanced 28nm UTBB FD-SOI technology. Microelectronics Reliability, 64:101-108, 2016. [doi]

Authors

B. Viale

This author has not been identified. Look up 'B. Viale' in Google

M. Fer

This author has not been identified. Look up 'M. Fer' in Google

L. Courau

This author has not been identified. Look up 'L. Courau' in Google

Philippe Galy

This author has not been identified. Look up 'Philippe Galy' in Google

Bruno Allard

This author has not been identified. Look up 'Bruno Allard' in Google