Partitioning logic on graph structures to minimize routing cost

Gopalakrishnan Vijayan. Partitioning logic on graph structures to minimize routing cost. IEEE Trans. on CAD of Integrated Circuits and Systems, 9(12):1326-1334, 1990. [doi]

Abstract

Abstract is missing.