VLSI Implementation of High Speed Energy-Efficient Truncated Multiplier

K. N. Vijeyakumar, S. Elango, S. Kalaiselvi. VLSI Implementation of High Speed Energy-Efficient Truncated Multiplier. Journal of Circuits, Systems, and Computers, 27(5):1-15, 2018. [doi]

Abstract

Abstract is missing.