Power optimal Network-on-Chip interconnect design

G. Vikas, Joy Kuri, Kuruvilla Varghese. Power optimal Network-on-Chip interconnect design. In Annual IEEE International SoC Conference, SoCC 2009, September 9-11, 2009, Belfast, Northern Ireland, UK, Proceedings. pages 147-150, IEEE, 2009. [doi]

Authors

G. Vikas

This author has not been identified. Look up 'G. Vikas' in Google

Joy Kuri

This author has not been identified. Look up 'Joy Kuri' in Google

Kuruvilla Varghese

This author has not been identified. Look up 'Kuruvilla Varghese' in Google