Caffe Barista: Brewing Caffe with FPGAs in the Training Loop

Diederik Adriaan Vink, Aditya Rajagopal, Stylianos I. Venieris, Christos-Savvas Bouganis. Caffe Barista: Brewing Caffe with FPGAs in the Training Loop. In Nele Mentens, Leonel Sousa, Pedro Trancoso, Miquel Pericàs, Ioannis Sourdis, editors, 30th International Conference on Field-Programmable Logic and Applications, FPL 2020, Gothenburg, Sweden, August 31 - September 4, 2020. pages 317-322, IEEE, 2020. [doi]

Authors

Diederik Adriaan Vink

This author has not been identified. Look up 'Diederik Adriaan Vink' in Google

Aditya Rajagopal

This author has not been identified. Look up 'Aditya Rajagopal' in Google

Stylianos I. Venieris

This author has not been identified. Look up 'Stylianos I. Venieris' in Google

Christos-Savvas Bouganis

This author has not been identified. Look up 'Christos-Savvas Bouganis' in Google